A 15Gb/s AC-coupled VCSEL Driver with Waveform Shaping in 65nm CMOS

نویسندگان

  • Victor Kozlov
  • Anthony Chan Carusone
  • Edward S. Rogers
چکیده

A Vertical Cavity Surface Emitting Laser (VCSEL) driver in 65nm CMOS selectively-enables parallel low-power CMOS drivers to shape the output current waveforms and compensate VCSEL nonlinearities. The CMOS waveform-shaping drivers are AC-coupled allowing them to operate from a 1-V supply to save power, while parallel low-frequency paths provide programmable DC biasing from a 3-V supply. The measured VCSEL driver is able to achieve 15Gb/s with up to 5.1dBm OMA at a total power dissipation of 60mW, or 2.1dBm OMA at 28mW corresponding to 1.9pJ/bit. The driver occupies 250 × 160μm including the on-die AC-coupling.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Optical Links in 90nm CMOS

Future high-performance computing systems require sub-2pJ/bit power efficiencies at >10Gb/s [1-2]. The best reported optical link efficiencies at these data rates are ≥2.5pJ/bit [1-4]. This paper describes two VCSEL-based multimode (MM) fiber optical links achieving sub-2pJ/bit power efficiency from 15Gb/s to 22Gb/s. The links realized in 90nm CMOS share the same TX but use two different RXs th...

متن کامل

10-Gb/s Optical Receiver and VCSEL Driver in 0.13-μm CMOS Technology

10-Gb/s Optical Receiver and VCSEL Driver in 0.13-μm CMOS Technology

متن کامل

Design of low-power clock generator synchronized with AC power for adiabatic dynamic CMOS logic

To reduce the power dissipation in conventional CMOS logic and to maintain adiabatic charging and discharging with low power for the adiabatic dynamic CMOS logic (ADCL), the clock signal of logic circuits should be synchronized with the AC power source. In this paper, the low-power clock generator synchronized with the AC power signal is proposed for ADCL system. From the simulation result, sum...

متن کامل

A review on high speed and low power CMOS optical interconnects

To satisfy the demand for inter chip interconnects bandwidth, current research projects are based on use of wave guided optical interconnects. The circuit is implemented to compensate high external capacitive loads. A maximum of 12 channels LASER diode each 10 GB/s is designed to reduce power consumption. The layout area, adjustable modulation current and bias current are achieved. Design can b...

متن کامل

CMOS Circuits for VCSEL - Based Optical

Electrical IO is becoming limited by copper interconnect channel losses that depend on frequency and distance. Package-to-package optical interconnects see negligible frequency-dependent channel losses, but data rates are limited by the intrinsic optical dynamics and electrical parasitics of the optical devices. This thesis presents 90nm CMOS front-end circuits which apply techniques to operate...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015